A mechanism which enables certain interrupt lines to be inhibited by setting appropriate bits in a special register.; 通過在專用寄存器中設(shè)置適當?shù)奈粊斫鼓承┲袛嗑€的一種機制。